- Confidential access to Job Sites of premium search firms and Corporate HR
- Get recruiters from 154 Job Sites work on your high potential career
- Browse 2656528 positions from top companies
Semiconductor Jobs in Hyderabad
View Job
Urgent openings for C, C++, EMBEDDED SYSTEM in banaglore and hy
Minimum of 5+ years experience in embedded software design/development with strong knowledge of C Expertise in C and C++ languages based upon OpenTV / Irdeto Middleware technology and STB (integrate on operating system level) used for digital television Experience in using the terminal in...
Updated:
2012-May-18 11:06 AM
By: Prudential TechnologiesIndustry: IT ProductsRole: EMBEDDED SYSTEM INTEGRATION SPECIALIST
Experience Level: 5.0 to 8.0 yrsLocation: Bangalore , Hyderabad (India)
Semiconductor Jobs : ASIC Verification Engineer(System Verilog/Specman/OVM/VMM/UVM)
Hi, we have openings for ASIC Verification engineers in Bangalore, Hyderabad ,Chennai Noida Location. Job Description: Position: Verification Engineer Years of Experience: 2 to 15 Years Education: BE/B.Tech/ME/M.Tech/MS Job Location: Bangalore,Hyderabad,Noida,Chennai
Updated:
2012-Apr-20 07:23 AM
By: Roland and AssociatesIndustry: SemiconductorRole: ASIC Verification Engineer
Experience Level: 2.0 to 15.0 yrsLocation: Bangalore Hyderabad Noida Chennai (India)
Physical Design Jobs Bangalore.Mail your CV to ashwinikn@roljobs.com
Job Description: Should be able to do top-level floor planning, PG Planning, partitioning, placement, scan-chain-reordering, clock tree synthesis, timing optimization, SI aware routing, timing analysis/closure and ECO tasks (timing and functional ECOs), SI closure, design rule checks (DRC), and...
Updated:
2012-Mar-17 06:29 AM
By: Roland and AssociatesIndustry: Publishing, Asset Management, SemiconductorRole: "physical Design Manager
Experience Level: 8.0 to 13.0 yrsLocation: Bangalore Hyderabad Vizag (India)
FPGA Design Jobs in Hyderabad
Job Profile: Looking for FPGA Design Engineers with below mentioned Skill experience 1. 3+ Years Expereince in RAIL Domain OR Audio/ Video Domain 2. Microprocessor based Design 3. Verilog/VHDL Design Expereince: 4-10 Years Location:Hyderabad
Updated:
2012-May-29 07:41 AM
By: Roland and AssociatesIndustry: SemiconductorRole: FPGA Team Lead/Project Lead
Experience Level: 4.0 to 10.0 yrsLocation: Hyderabad (India)
ASIC Physical Design Manager Jobs in Hyderabad (Salary upto 35 Lakhs)
Job Description:- • ·8-15+ years of experience, should be able to manage a team of 10+ physical design engineers with expertise on Partitioning, IO ring preparation, Floorplanning, PG planning, Place and Route, Clock Tree Synthesis, Timing Closure, Static Timing Analysis, IR drop analysis,...
Updated:
2012-May-12 05:12 AM
By: Roland and AssociatesIndustry: SemiconductorRole: ASIC Physical Design Managers
Experience Level: 8.0 to 15.0 yrsLocation: Hyderabad (India)
Physical Design Engineer / Lead Jobs in Hyderabad (Salary upto 30 Lakhs)
Job Description:- • Implementation of multimillion gate SoC designs in cutting edge process technologies (28nm, 45nm 65nm). • Expertise in Synopsys IC Compiler / Magma Talus / Cadence SoC Encounter • Work on all aspects of physical design including synthesis, floor planning, place and route,...
Updated:
2012-May-12 05:09 AM
By: Roland and AssociatesIndustry: SemiconductorRole: Physical Design Engineer / Lead
Experience Level: 2.0 to 8.0 yrsLocation: Hyderabad (India)
Bluetooth developer
Position : Blue tooth developer Experience : 1-5 Years Location : Hyderabad Qualification : B.E/B.Tech/M.Tech Responsibilities: * Candidate will also be actively involved in supporting the existing profiles through enhancements, bug fixes and feature additions. * Working closely with the system...
Updated:
2012-Mar-08 07:32 PM
By: Roland and AssociatesIndustry: SemiconductorRole: Bluetooth developer in Hyderabad-US Based MNC
Experience Level: 1.0 to 5.0 yrsLocation: Hyderabad (India)
Verification Engineer Jobs @Bangalore
Position: Verification Engineer (Jr/Senior) ASIC/SOC Verification using System verilog Good in methodology with OVM/VMM
Updated:
2012-Mar-21 01:22 PM
By: Roland and AssociatesIndustry: SemiconductorRole: ASIC Verification Engineer
Experience Level: 3.0 to 8.0 yrsLocation: Bangalore Hyderabad (India)
DFT Engineers Jobs
Job Description:- Role: DFT Engineer Years of Experience: 2 – 10 Years Qualification: BE/ME/BTECH/MTECH Job Location: Bangalore
Updated:
2012-Mar-13 02:25 PM
By: Roland and AssociatesIndustry: SemiconductorRole: DFT Engineer
Experience Level: 2.0 to 10.0 yrsLocation: Bangalore Hyderabad (India)
STA/Synthesis Engineer @ Bangalore
Requirement Details:- Worked on 45nm Experience on Synthesis Experience on STA Should have worked on Synthesis using RTL compiler Should have worked on STA using Gold Time Kindly send me your updated profile to saku@roljobs.com
Updated:
2012-Mar-13 01:59 PM
By: Roland and AssociatesIndustry: SemiconductorRole: STA/Synthesis Engineer
Experience Level: 2.0 to 10.0 yrsLocation: Bangalore Hyderabad (India)
Asic Verification Engineer(SVA/OVM/VMM/SV/Specman) openings with a US Service based MNC in Bangalore Location
Hi All, We have immediate hiring for Asic Verification Engineer in Bangalore . Role: Verification Engineer Years of Experience: 2 to 15 Years Qualification: B.E/B.Tech/M.E/M.Tech Job Location: Bangalore Professionals interested in exploring this opportunity, Can revert with your updated resume...
Updated:
2012-Mar-08 07:32 PM
By: Roland and AssociatesIndustry: SemiconductorRole: ASIC Verification Engineer
Experience Level: 2.0 to 15.0 yrsLocation: Bangalore Hyderabad (India)
ASIC Physical Design Jobs in Bangalore/Hyderabad/Noida/Vizag
Expereince: 2-8 Years Education:B.E/B.Tech/M.E/M.Tech Location: Bangalore/Hyderabad/Vizag/Noida Skills: Strong in ASIC Physical Design Floor planning,Partitioning, IO ring preparation, Floor Planning, PG planning, Place and Route,Clock Tree Synthesis, Timing Closure, Static Timing Analysis, IR...
Updated:
2012-May-04 09:58 AM
By: Roland and AssociatesIndustry: SemiconductorRole: Physical Design Engineer/Lead
Experience Level: 2.0 to 8.0 yrsLocation: Bangalore Hyderabad Vizag Noida (India)
RTL/ASIC / FPGA Design Engineers Jobs in Bangalore/Hyderabad/Chennai
We have the following openings with for AsIC / FPGA Design Engineers in Bangalore, Hyderabad Noida Locations with top Semiconductor based MNC. 1.Logic Design: Experience: 4 to 7 years experience in the following areas: Microarchitecture, Logic Design, RTL Coding, Logic Synthesis, Expertise on...
Updated:
2012-Apr-22 04:33 AM
By: Roland and AssociatesIndustry: SemiconductorRole: ASIC / FPGA Design Engineers
Experience Level: 3.0 to 10.0 yrsLocation: Bangalore Hyderabad Chennai Noida (India)
Physical Design Engineers Jobs openings in Bangalore/Noida/Hyderabad
Skills Required:- Partitioning, IO ring preparation, Floor Planning, PG planning, Place and Route, Clock Tree Synthesis, Timing Closure, Static Timing Analysis IR drop analysis, Physical verification, Signal Integrity, Low Power design.
Updated:
2012-Apr-21 05:11 AM
By: Roland and AssociatesIndustry: SemiconductorRole: Physical design Engineer
Experience Level: 2.0 to 15.0 yrsLocation: Bangalore Noida,Hyderabad ,Vizag (India)
ASIC DFT Engineer Jobs in Bangalore,Hyderabad & Vizag
Job Description : Position: ASIC DFT Engineer Experience: 2-10 Years Location: Bangalore,Hyderabad,Noida Vizag Qualification: B.E/B.Tech/M.E/M.Tech
Updated:
2012-Apr-20 12:34 PM
By: Roland and AssociatesIndustry: SemiconductorRole: DFT Engineer
Experience Level: 2.0 to 10.0 yrsLocation: Bangalore Hyderabad vizag (India)
Looking for DFT Professionals
Position: ASIC DFT Engineer Experience: 2-8 years Location: Bangalore,Hyderabad Vizag Qualification: B.E/B.Tech/M.E/M.Tech Description : DFT Verification:- .Knowledge of fault-models, Scan (Mux-DFF, LSSD), ATPG, Simulations .Hands on experience with ATPG using Fastscan/Tetramax/EncounterTest...
Updated:
2012-Apr-20 07:39 AM
By: Roland and AssociatesIndustry: SemiconductorRole: DFT Engineer
Experience Level: 2.0 to 8.0 yrsLocation: Bangalore,Hyderabad Vizag (India)
Job Opportunity : ASIC DFT Engineer in Bangalore,Hyderabad & Vizag
Job Description : Position: ASIC DFT Engineer Experience: 2-8 years Location: Bangalore,Hyderabad,Noida Vizag Qualification: B.E/B.Tech/M.E/M.Tech Description : DFT Verification:- .Knowledge of fault-models, Scan (Mux-DFF, LSSD), ATPG, Simulations .Hands on experience with ATPG using...
Updated:
2012-Apr-19 01:09 PM
By: Roland and AssociatesIndustry: SemiconductorRole: DFT Engineer
Experience Level: 2.0 to 8.0 yrsLocation: Bangalore Hyderabad vizag (India)
ASIC / FPGA Design Engineers Jobs
We have the following openings with for AsIC / FPGA Design Engineers in Bangalore, Hyderabad Noida Locations with top Semiconductor based MNC. 1.Logic Design: Experience: 4 to 7 years experience in the following areas: Microarchitecture, Logic Design, RTL Coding, Logic Synthesis, Expertise on...
Updated:
2012-Apr-19 01:08 PM
By: Roland and AssociatesIndustry: SemiconductorRole: ASIC / FPGA Design Engineers
Experience Level: 3.0 to 10.0 yrsLocation: Bangalore Hyderabad Chennai Noida (India)
Physical design professionals required- US Based MNC
Partitioning, IO ring preparation, Floor Planning, PG planning, Place and Route, Clock Tree Synthesis, Timing Closure, Static Timing Analysis IR drop analysis, Physical verification, Signal Integrity, Low Power design.
Updated:
2012-Apr-19 12:55 PM
By: Roland and AssociatesIndustry: SemiconductorRole: Physical design
Experience Level: 2.0 to 14.0 yrsLocation: Bangalore Noida,Hyderabad (India)
Standard cell library layout
Job description: Job Title: Engineer,Standard Cell Library Layout Design Location : Bangalore Experience : 4-6 Years Qualification:B.E / B.Tech in Electronics Engineering General Description:- *Should have hands-on experience in layout design of standard cells and physical verification checks....
Updated:
2012-Apr-19 07:27 AM
By: Roland and AssociatesIndustry: SemiconductorRole: Standard cell Openings in Bangalore,Noida and Hyderabad
Experience Level: 4.0 to 8.0 yrsLocation: Bangalore Hyderabad Noida (India)
Browse by location:
Related Job Categories:
Other Job Categories: