- Confidential access to Job Sites of premium search firms and Corporate HR
- Get recruiters from 154 Job Sites work on your high potential career
- Browse 2656528 positions from top companies
for multiple chips Jobs
View Job
Sr Verification Engineer, IP or SOC verification,AXI/AHB/APB or other standard on-chip buses, SigmaEdge Software Consulting Pvt Ltd., Hyderabad
Description Lead Level Professionals in Verification Experience : More than 5-10 years Educational Qualification:Bachelors or Masters Degree in Engineering · A self-motivated senior verification engineer with 5-10 years of hands-on experience in IP or SOC verification · Demonstrated ability to...
Updated:
2012-Mar-14 08:29 AM
By: sajitha, Talent Acquisition Specialist, SigmaEdge Software Consulting Pvt Ltd.Role: Sr Verification Engineer
Experience Level: 5.0 to 10.0 yrsLocation: Hyderabad (India)
Employer:
SigmaEdge Software Consulting Pvt Ltd.
high speed custom circuit design, serializer, de-serializer, bias generation, on-chip regulation, on-chip impedance circuits and PLL, DDR2/3 or serial PCIe1/2, SATA, XAUI and CEI6, Circuit Design Engineer, Esteemed Client of Roland & Associates, Bangalore Mail your updated resume at seemant@roljobs.com
B.E/B-Tech in electronics engineering with at least 5 years of experience or MS/M-Tech degree in electronics/VLSI with 4+years of relevant experience. The candidate should have prior experience of high speed custom circuit design. Knowledge of serializer, de-serializer, bias generation, on-chip...
Updated:
2012-Mar-08 07:32 PM
By: Roland and AssociatesIndustry: SemiconductorRole: Circuit Design Engineer
Experience Level: 5.0 to 8.0 yrsLocation: Bangalore (India)
• Responsible for logic BIST / LBIST implementation on complex chips at leading edge technologies • Insert logic BIST into designs, validate coverage and enhance as required • Run test suites and debug chips in test labs • Write tools and scripts in Perl and other scripting languages to enhance the DFT process • Work on complex low power designs, DFT Engineers, A Leading IT Company
Responsible for logic BIST / LBIST implementation on complex chips at leading edge technologies Insert logic BIST into designs, validate coverage and enhance as required Run test suites and debug chips in test labs Write tools and scripts in Perl and other scripting languages to enhance the DFT...
Updated:
2012-Apr-13 06:02 AM
By: AIM PLUS STAFFING SOLUTIONSRole: DFT Engineers
Experience Level: 3.0 to 7.0 yrsLocation: (India)
Employer:
A Leading IT Company
immeditate opening in DFT - Noida
• Responsible for logic BIST implementation on complex chips at leading edge technologies • Insert logic BIST into designs, validate coverage and enhance as required • Run test suites and debug chips in test labs • Write tools and scripts in Perl and other scripting languages to enhance the DFT...
Updated:
2012-May-29 07:38 PM
By: AIM PLUS STAFFING SOLUTIONSIndustry: IT ServicesRole: Semiconductor
Experience Level: 3.0 to 6.0 yrsLocation:
DFT opening in Bangalore
• Responsible for logic BIST implementation on complex chips at leading edge technologies • Insert logic BIST into designs, validate coverage and enhance as required • Run test suites and debug chips in test labs • Write tools and scripts in Perl and other scripting languages to enhance the DFT...
Updated:
2012-May-29 07:38 PM
By: AIM PLUS STAFFING SOLUTIONSIndustry: IT ServicesRole: Semiconductor
Experience Level: 3.0 to 6.0 yrsLocation:
DFT opening in Noida
• Responsible for logic BIST implementation on complex chips at leading edge technologies • Insert logic BIST into designs, validate coverage and enhance as required • Run test suites and debug chips in test labs • Write tools and scripts in Perl and other scripting languages to enhance the DFT...
Updated:
2012-May-29 07:38 PM
By: AIM PLUS STAFFING SOLUTIONSIndustry: IT ServicesRole: Semiconductor
Experience Level: 3.0 to 6.0 yrsLocation:
LBIST DFT opening in Bangalore
• Responsible for logic BIST implementation on complex chips at leading edge technologies • Insert logic BIST into designs, validate coverage and enhance as required • Run test suites and debug chips in test labs • Write tools and scripts in Perl and other scripting languages to enhance the DFT...
Updated:
2012-May-29 07:38 PM
By: AIM PLUS STAFFING SOLUTIONSIndustry: IT ServicesRole: Semiconductor
Experience Level: 3.0 to 6.0 yrsLocation:
LBIST DFT opening in Noida
• Responsible for logic BIST implementation on complex chips at leading edge technologies • Insert logic BIST into designs, validate coverage and enhance as required • Run test suites and debug chips in test labs • Write tools and scripts in Perl and other scripting languages to enhance the DFT...
Updated:
2012-May-29 07:38 PM
By: AIM PLUS STAFFING SOLUTIONSIndustry: IT ServicesRole: Semiconductor
Experience Level: 3.0 to 6.0 yrsLocation:
LBIST DFT EDA opening in Bangalore
• Responsible for logic BIST implementation on complex chips at leading edge technologies • Insert logic BIST into designs, validate coverage and enhance as required • Run test suites and debug chips in test labs • Write tools and scripts in Perl and other scripting languages to enhance the DFT...
Updated:
2012-May-29 07:38 PM
By: AIM PLUS STAFFING SOLUTIONSIndustry: IT ServicesRole: Semiconductor
Experience Level: 3.0 to 6.0 yrsLocation:
DFT urgent opening in Noida
• Responsible for logic BIST implementation on complex chips at leading edge technologies • Insert logic BIST into designs, validate coverage and enhance as required • Run test suites and debug chips in test labs • Write tools and scripts in Perl and other scripting languages to enhance the DFT...
Updated:
2012-May-29 07:38 PM
By: AIM PLUS STAFFING SOLUTIONSIndustry: IT ServicesRole: Semiconductor
Experience Level: 3.0 to 6.0 yrsLocation:
immeditate opening in DFT Logic Vision - Noida
• Responsible for logic BIST implementation on complex chips at leading edge technologies • Insert logic BIST into designs, validate coverage and enhance as required • Run test suites and debug chips in test labs • Write tools and scripts in Perl and other scripting languages to enhance the DFT...
Updated:
2012-May-29 07:38 PM
By: AIM PLUS STAFFING SOLUTIONSIndustry: IT ServicesRole: Semiconductor
Experience Level: 3.0 to 6.0 yrsLocation:
immeditate opening in DFT Logic Vision - Bangalore
• Responsible for logic BIST implementation on complex chips at leading edge technologies • Insert logic BIST into designs, validate coverage and enhance as required • Run test suites and debug chips in test labs • Write tools and scripts in Perl and other scripting languages to enhance the DFT...
Updated:
2012-May-29 07:38 PM
By: AIM PLUS STAFFING SOLUTIONSIndustry: IT ServicesRole: Semiconductor
Experience Level: 3.0 to 6.0 yrsLocation:
immeditate opening in DFT - Bangalore
• Responsible for logic BIST implementation on complex chips at leading edge technologies • Insert logic BIST into designs, validate coverage and enhance as required • Run test suites and debug chips in test labs • Write tools and scripts in Perl and other scripting languages to enhance the DFT...
Updated:
2012-May-29 07:38 PM
By: AIM PLUS STAFFING SOLUTIONSIndustry: IT ServicesRole: Semiconductor
Experience Level: 3.0 to 6.0 yrsLocation:
immeditate opening in DFT - Noida
• Responsible for logic BIST implementation on complex chips at leading edge technologies • Insert logic BIST into designs, validate coverage and enhance as required • Run test suites and debug chips in test labs • Write tools and scripts in Perl and other scripting languages to enhance the DFT...
Updated:
2012-May-29 07:38 PM
By: AIM PLUS STAFFING SOLUTIONSIndustry: IT ServicesRole: Semiconductor
Experience Level: 3.0 to 6.0 yrsLocation:
DFT opening in Bangalore
• Responsible for logic BIST implementation on complex chips at leading edge technologies • Insert logic BIST into designs, validate coverage and enhance as required • Run test suites and debug chips in test labs • Write tools and scripts in Perl and other scripting languages to enhance the DFT...
Updated:
2012-May-29 07:38 PM
By: AIM PLUS STAFFING SOLUTIONSIndustry: IT ServicesRole: Semiconductor
Experience Level: 3.0 to 6.0 yrsLocation:
DFT opening in Noida
• Responsible for logic BIST implementation on complex chips at leading edge technologies • Insert logic BIST into designs, validate coverage and enhance as required • Run test suites and debug chips in test labs • Write tools and scripts in Perl and other scripting languages to enhance the DFT...
Updated:
2012-May-29 07:38 PM
By: AIM PLUS STAFFING SOLUTIONSIndustry: IT ServicesRole: Semiconductor
Experience Level: 3.0 to 6.0 yrsLocation:
LBIST DFT opening in Bangalore
• Responsible for logic BIST implementation on complex chips at leading edge technologies • Insert logic BIST into designs, validate coverage and enhance as required • Run test suites and debug chips in test labs • Write tools and scripts in Perl and other scripting languages to enhance the DFT...
Updated:
2012-May-29 07:38 PM
By: AIM PLUS STAFFING SOLUTIONSIndustry: IT ServicesRole: Semiconductor
Experience Level: 3.0 to 6.0 yrsLocation:
LBIST DFT opening in Noida
• Responsible for logic BIST implementation on complex chips at leading edge technologies • Insert logic BIST into designs, validate coverage and enhance as required • Run test suites and debug chips in test labs • Write tools and scripts in Perl and other scripting languages to enhance the DFT...
Updated:
2012-May-29 07:38 PM
By: AIM PLUS STAFFING SOLUTIONSIndustry: IT ServicesRole: Semiconductor
Experience Level: 3.0 to 6.0 yrsLocation:
LBIST DFT EDA opening in Bangalore
• Responsible for logic BIST implementation on complex chips at leading edge technologies • Insert logic BIST into designs, validate coverage and enhance as required • Run test suites and debug chips in test labs • Write tools and scripts in Perl and other scripting languages to enhance the DFT...
Updated:
2012-May-29 07:38 PM
By: AIM PLUS STAFFING SOLUTIONSIndustry: IT ServicesRole: Semiconductor
Experience Level: 3.0 to 6.0 yrsLocation:
DFT urgent opening in Noida
• Responsible for logic BIST implementation on complex chips at leading edge technologies • Insert logic BIST into designs, validate coverage and enhance as required • Run test suites and debug chips in test labs • Write tools and scripts in Perl and other scripting languages to enhance the DFT...
Updated:
2012-May-29 07:38 PM
By: AIM PLUS STAFFING SOLUTIONSIndustry: IT ServicesRole: Semiconductor
Experience Level: 3.0 to 6.0 yrsLocation:
Browse by location:
Related Job Categories:
Other Job Categories: